ELSEVIER

Journal of Systems Architecture 42 (1996/97) 765–767

JOURNAL OF SYSTEMS ARCHITECTURE

Author index to volume 42 (1996/1997)

Adomat, J., see Lindh, L. 97–104
Agrawal, N. and Ravikumar, C.P., Fault-tolerant routing in multiply twisted cube topology 279–288
Auer, A., Karjalainen, J. and Seppänen, V., Improving R&D processes by an ISO 9001-based Quality Management System 643–651
Auer, A., Karjalainen, J. and Seppänen, V., Improving R&D processes by an ISO 9001-based quality management system 235–244
Avvenuti, M., Rizzo, L. and Vicisano, L., A hybrid approach to adaptive load sharing and its performance 679–696
Avvenuti, M., Rizzo, L. and Vicisano, L., Hardware support for load sharing in parallel systems 129–143
Axelsson, J., Hardware/software partitioning aiming at fulfilment of real-time constraints 449–464

Bellettini, C., see De Paoli, F. 477–487
Benítez-Díaz, D., Modular architecture for custom-built systems oriented to real-time computer vision: Application to color recognition 709–723
Bey, I., ESPITI – A European challenge 573–577
Bezerianos, A., see Papadimitriou, S. 55– 65
Bhattacharya, P., Connected component labeling for binary images on a reconfigurable mesh architecture 309–313
Bicego, A. and Kuvaja, P., Software process maturity and certification 611–620
Botti, O. and Capra, L., A GSPN based methodology for the evaluation of concurrent applications in distributed plant automation systems 503–530
Bouvry, P., see Kitajima, J.P. 351–365

Capra, L., see Botti, O. 503–530
Chang, Y.-I., Erratum: A hybrid distributed mutual exclusion algorithm [Microprocessing and Microprogramming 41 (1996) 715–731] 563–564
Chaudhry, G.M. and Khan, A.N., Bandwidth of a reconfigurable multiple-group multiprocessor system 225–234
Chaudhuri, P., Parallel updating algorithms for graph searching problems 315–325
Chen, E.W.S., see Lin, W. 83– 94
Chen, R.-J., see Chiang, W.-K. 289–307
Chiang, W.-K. and Chen, R.-J., Topological properties of hierarchical cubic networks 289–307
Cho, J.-W., see Lee, G.-H. 1– 18
Cho, J.W., see Kim, J.-Y. 195–209
Chroust, G., ESPITI 571–572
Chroust, G., What is a software process? 591–600
Chung, K.-L., Embedding a complete binary tree into the supercube 761–763
Coli, M. and Palazzari, P., Real time pipelined system design through simulated annealing 465–475
Crespo, A., see García-Fornes, A. 391–407

Das, N. and Dattagupta, J., Fault identification and routing in Benes networks 67– 81
Dattagupta, J., see Das, N. 67– 81
DeGroat, R.D., see Fu, Z. 171–193
De Paoli, F., Tisato, F. and Bellettini, C., HyperReal: A modular control architecture for HRT systems 477–487
Di Napoli, C., Giordano, M., Mango Furnari, M. and Napolitano, R., A portable parallel environment for complex systems simulation through cellular automata networks 341–350
Doboli, A., see Eles, P. 725–741
Dowling, E.M., see Fu, Z. 171–193

Eakin, K., Implementing ESPITI on a European scale 579–582
Ecker, W., Verification methods for VHDL RTL-subroutines 117–128
Ecker, W., see Selz, M. 105–116

Elsevier Science B.V.

Edwards, M.D., Forrest, J. and Whelan, A.E., Acceleration of software algorithms using hardware/software co-design techniques 697–707
Eles, P., Kuchcinski, K., Peng, Z. and Doboli, A., Post-synthesis back-annotation of timing information in behavioral VHDL 725–741

Forrest, J., see Edwards, M.D. 697–707
Fu, Z., Dowling, E.M. and DeGroat, R.D., Systolic MIMD architectures for 4-level spherical subspace tracking 171–193

Gaber, J., Toursel, B., Goncalves, G. and Hsu, T., Embedding trees in massively parallel computers 165–170
García-Fornes, A., Hassan, H. and Crespo, A., Strategies for scheduling optional tasks in intelligent real-time environments 391–407
Genco, A. and Lo Re, G., The egoistic approach to parallel process migration into heterogeneous workstation network 267–278
Giordano, M., see Di Napoli, C. 341–350
Goncalves, G., see Gaber, J. 165–170
González Harbour, M., see Gutiérrez García, J.J. 431–447
Gutiérrez García, J.J. and González Harbour, M., Minimizing the effects of jitter in distributed hard real-time systems 431–447

Haase, V.H., Software process assessment concepts 621–631
Hämäläinen, T., Klapuri, H., Saarinen, J., Ojala, P. and Kaski, K., Accelerating genetic algorithm computation in tree shaped parallel computer 19– 36
Hassan, H., see García-Fornes, A. 391–407
Heping, H. and Zedan, H., A fast prototype tool for parallel reactive systems 251–266
Hooman, J. and Vain, J., Integrating methods for the design of real-time systems 489–502
Hsu, T., see Gaber, J. 165–170
Hung, S.-l., see Lee, V.C.S. 531–546
Hwang, K.S., see Park, C.-I. 37– 53

Ibáñez, M., Kugler, H.-J. and Rementeria, S., Has Europe learnt enough? 583–590

Karjalainen, J., see Auer, A. 235–244
Karjalainen, J., see Auer, A. 643–651
Kaski, K., see Hämäläinen, T. 19– 36
Khan, A.N., see Chaudhry, G.M. 225–234
Kim, B. and Moon, S., A new indexing scheme supporting multi-attribute database applications: *MAX* 144–162
Kim, J.-Y., Yoon, H., Maeng, S.R. and Cho, J.W., Drop-and-reroute: A new flow control policy for adaptive wormhole routing 195–209
Kim, Y.-K., Lehr, M.R. and Son, S.H., Software architecture for a firm real-time database system 547–562
Kitajima, J.P., Plateau, B., Bouvry, P. and Trystram, D., ANDES: Evaluating mapping strategies with synthetic programs 351–365
Klapuri, H., see Hämäläinen, T. 19– 36
Kuchcinski, K., Design of hardware and software systems 663–664
Kuchcinski, K., see Eles, P. 725–741
Kugler, H.-J., see Ibáñez, M. 583–590
Kuvaja, P., see Bicego, A. 611–620

Lam, K.-y., see Lee, V.C.S. 531–546
Lee, G.-H., Lee, H.-K. and Cho, J.-W., A prediction-based adaptive location policy for distributed load balancing 1– 18
Lee, H.-K., see Lee, G.-H. 1– 18
Lee, V.C.S., Lam, K.-y. and Hung, S.-l., Impact of high speed network on performance of real-time concurrency control protocol 531–546
Lehr, M.R., see Kim, Y.-K. 547–562
Li, J., see Wang, H.-J. 211–223
Lin, W. and Chen, E.W.S., Looping adjacent nodes on multistage interconnection networks 83– 94
Lindh, L., Stärner, J. and Adomat, J., Experiences with VHDL and FPGAs 97–104
Lo Re, G., see Genco, A. 267–278

Maeng, S.R., see Kim, J.-Y. 195–209
Mango Furnari, M., see Di Napoli, C. 341–350
Mezzalira, L., Real-time systems 387–390
Moon, S., see Kim, B. 144–162
Mukkamalla, R., see Yerraballi, R. 409–429

Napolitano, R., see Di Napoli, C. 341–350
Nikolopoulos, S.D. and Samaras, G., Sub-optimal solutions to track detection problem using graph theoretic concepts 743–760

Ojala, P., see Hämäläinen, T. 19– 36

Palazzari, P., see Coli, M. 465–475
Papadimitriou, S. and Bezerianos, A., Multiresolution analysis and denoising of computer performance evaluation data with the wavelet transform 55– 65

Park, C.-I. and Hwang, K.S., Performance analysis of hybrid disk array architectures to meet I/O requirements 37– 53
Peng, Z., see Eles, P. 725–741
Perdue, D.B. and Tabak, D., Interconnection network analysis for a compliant massively parallel processor 665–678
Plateau, B., see Kitajima, J.P. 351–365
Plögert, K., The tailoring process in the German V-Model 601–609

Ravikumar, C.P., see Agrawal, N. 279–288
Rementeria, S., see Ibáñez, M. 583–590
Rizzo, L., see Avvenuti, M. 129–143
Rizzo, L., see Avvenuti, M. 679–696

Saarinen, J., see Hämäläinen, T. 19– 36
Samaras, G., see Nikolopoulos, S.D. 743–760
Schoitsch, E., Software processes, assessment and ISO 9000-certification: A user's view 653–661
Selz, M., Ecker, W. and Villar, E., VHDL synthesis description portability: The need for Level synthesis subsets 105–116
Seppänen, V., see Auer, A. 643–651
Seppänen, V., see Auer, A. 235–244
Simon, J.-M., SPICE: Overview for software process improvement 633–641
Skillicorn, D.B., Towards a framework for cost-based transformation 331–340
Son, S.H., see Kim, Y.-K. 547–562
Stärner, J., see Lindh, L. 97–104

Tabak, D., see Perdue, D.B. 665–678
Tisato, F., see De Paoli, F. 477–487
Toursel, B., see Gaber, J. 165–170
Trystram, D., see Kitajima, J.P. 351–365

Vain, J., see Hooman, J. 489–502
Vicisano, L., see Avvenuti, M. 129–143
Vicisano, L., see Avvenuti, M. 679–696
Villar, E., see Selz, M. 105–116

Wang, H.-J. and Li, J., Bandwidth of prioritized crossbar systems 211–223
Whelan, A.E., see Edwards, M.D. 697–707
Wu, J., Optimal broadcasting in hypercubes with link faults using limited global information 367–380

Yerraballi, R. and Mukkamalla, R., Scalability in real-time systems with end-to-end requirements 409–429
Yoon, H., see Kim, J.-Y. 195–209

Zedan, H., see Heping, H. 251–266

ELSEVIER

Journal of Systems Architecture 42 (1996/97) 769–771

JOURNAL OF SYSTEMS ARCHITECTURE

Subject index to volume 42 (1996/1997)

Adaptive algorithms	679
Adaptive location policy	1
Adaptive routing	195, 279
Adaptive subspace	171
Allocation table	465
Assessment	621, 633
Asynchronous disk	37
Asynchronous transfer mode	531
Back-annotation	725
Bandwidth	225
Binary image	309
Binomial tree	367
Bird-Meertens formalism	331
BOOTSTRAP	621
Broadcasting	289, 367
Bulk Synchronous Parallelism (BSP)	331
Cellular automata	341
Certification	611
CMM	621
Compositional verification	489
Computer architecture	709
Computer vision	709
Conceptual modeling	489
Concurrency control	531, 547
Concurrent applications	503
Conflicts	67
Connected component labeling	309
Control systems	391
Cost models	331
CREW PRAM	315
Critical systems	653
Crossbar	211
Database	144
Deadline assignment	531
Declustering	37
Denoising	55
Dependability	653
Dependability management standards	653
Disk array	37
Disk striping	37
Display images	743
Distributed configuration algorithm	165
Distributed real-time database systems	531
Distributed systems	267, 409, 431, 679
Dynamic programming	743
Effective memory bandwidth	211
Embedded systems	477
Embedded systems development	235, 643
Embedding	761
Emulation	289
End-to-end	409
ESPITI	579, 583
European initiative	573
Evaluation	165
Event detection	55
Experience exchange	573
Fault tolerance	289, 367
Fault-tolerant routing	67, 279
Fixed-priority scheduling	449
Flow control	195
Formal specification	251, 489
FPGA	97
GIS	144
Graph modeling	743
Graph searching	315
GSPN	503
Hamiltonian	289
Hardware design	129
Hardware/software codesign	449, 697

Elsevier Science B.V.

Hardware synthesis 697
High-level synthesis 725
Hybrid architecture 37
Hypercube 289, 367

Improvement 633
Interconnection networks 83, 165, 195, 211, 289, 665
ISO 9000-3 235, 643
ISO 9001 235, 643
ISO 9000-certification 653

Life cycle process model 601
Lipschitz regularity 55
Load balancing 1
Load sharing 679
Load sharing algorithms 129
Looping algorithm 67

Mapping 351
Mapping scheme 165
Massively parallel systems 165
Measurements 55
MIMD architecture 171
Multi-attribute 144
Multicomputer 195, 351
Multiprocessor 211
Multiprocessor systems 129, 225
Multiresolution analysis 55
Multistage interconnection networks (MINs) 67

Network communication 83
Network evaluation 665

Objects 477

Parallel architectures 503
Parallel computer architecture 83
Parallel computing 19
Parallel genetic algorithms 19
Parallel implementation 19, 743
Parallelism 341, 351
Parallel processing 83, 225, 665
Parallel system 251
Parallel updating algorithms 315
Partitioning 449
Performance analysis 37, 211
Performance degradation 225
Performance/dependability prediction 503
Performance enhancement 697
Performance evaluation 55, 351, 531
Performance indices 503
Performance simulation 129
Physical system simulation 341
Pipeline system 465
Planning 477
Polytope model 331
Portability 341
Prallel program development 331
Predictability 391, 547
Predictable state knowledge 1
Priority hierarchy 211
Process 591
Process assessment 611
Process improvement 583, 611
Process maturity 611
Process migration 267
Process model 591
Programmable hardware 697
Program transformation 331
Project management 653
Prototype 251
PVM 267

Quality 583, 633
Quality approaches 591
Quality management 653
Quality management standards 653
Quality Management System 235, 643
Quality system 611

Randomized routing 279
Random noise 55
Reactive 251
Real-time 465, 477, 489
Real-time communications 431
Real-time database systems 547
Real-time image processing 709
Real-time kernel 97
Real-time systems 409, 431, 449
Real-time transaction processing 547
Rearrangeable networks 67
Reconfigurable mesh 309
Refinement 489
Register transfer level 117
Resource management 129, 679
Response time 37

Safety related systems 653
Scalability 409
Schedulability 409

Scheduling 431
Scheduling algorithm 391
Selection of activities and products for specific project types 601
Shortest-path routing 289
Shortest paths 743
Simulated annealing 465
Simulation 725
Singularity detection 55
Skeletons 331
Software dependability 653
Software development 579
Software engineering 591
Software engineering environment 591
Software engineering standards 653
Software practice 583
Software process 235, 601, 621, 633, 643
Software process assessment 653
Software process improvement 573, 579, 653
Spanning trees 315
Spatial 144
Spatial data 144
Special processors 709
SPI 579
SPICE 621
Sporadic server 431
Standardization 105
Subroutines 117
Subspace tracking 171
Supercube 761
Survey 583
Synchronous disk 37
Synthesis 105
Synthetic execution 351
System organisation 391
Systolic array 171

Tailoring 601
The Benes network 67
Time complexity 315
Timing requirements 725
Tool 351
Track detection 743
Training 573, 579, 583
Tree network 761
Tree shape architecture 19
Tree structures 165
Twisted cubes 279

Unique-path full-access networks 67

Verification 117
VHDL 97, 105, 117, 725
VLSI 309

Wavelet transform 55
Workstation networks 267
Wormhole routing 195